HOME
Full Articles List
Search by Author
Title: HARDWARE COMPUTATIONAL UNITS DESIGN WITH COMBINED DEBUG CAPABILITIES
BibTex 
Open this article in the author's DB |
|
HARDWARE COMPUTATIONAL UNITS DESIGN WITH COMBINED DEBUG CAPABILITIES
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
1314-2704
|
|
|
|
||
|
|
English
|
|
|
|
17
|
|
|
|
21
|
|
|
|
|
|
|
|
||
|
|
The article deals with the problem of debug of hardware computational units intended for stream data processing on FPGA. Modern solutions are usually oriented to debug of a hardware unit implementation in a simulator with some model input data or to observing the implemented design in the prototype with real target system environment. However effective analysis and debug of implemented computational algorithms requires combined debug with test data exchange between hardware unit model in simulator and its implementation in system. The proposed approach to hardware units design is based on specific design requirements and design representations such as a high-level algorithm model of hardware units (MATLAB, Python, ?++ languages), their synthesizable descriptions in a register transfer level language ? VHDL or Verilog and their in-system implementations. The reusable components for debug infrastructure realization in FPGA are proposed. The approach allows carrying out the verification of hardware unit implementation and controlling the adequacy of implemented algorithms with different test data sets. The approach is intended to use with the existing register transfer level design flows and CAD tools for FPGA target platform.
|
|
|
|
conference
|
|
|
|
||
|
|
||
|
|
17th International Multidisciplinary Scientific GeoConference SGEM 2017
|
|
|
|
17th International Multidisciplinary Scientific GeoConference SGEM 2017, 29 June - 5 July, 2017
|
|
|
|
Proceedings Paper
|
|
|
|
STEF92 Technology
|
|
|
|
International Multidisciplinary Scientific GeoConference-SGEM
|
|
|
|
Bulgarian Acad Sci; Acad Sci Czech Republ; Latvian Acad Sci; Polish Acad Sci; Russian Acad Sci; Serbian Acad Sci & Arts; Slovak Acad Sci; Natl Acad Sci Ukraine; Natl Acad Sci Armenia; Sci Council Japan; World Acad Sci; European Acad Sci, Arts & Letters; Ac
|
|
|
|
77-84
|
|
|
|
29 June - 5 July, 2017
|
|
|
|
website
|
|
|
|
cdrom
|
|
|
|
2939
|
|
|
|
debug; verification; hardware design; FPGA; CAD
|
|
Download PDF