HOME
Full Articles List
Search by Author
Title: METHODS OF COMPUTATIONAL PROCESS SCHEDULING FOR SYNTHESIS OF HARDWARE MICROARCHITECTURE
BibTex 
Open this article in the author's DB |
|
METHODS OF COMPUTATIONAL PROCESS SCHEDULING FOR SYNTHESIS OF HARDWARE MICROARCHITECTURE
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
1314-2704
|
|
|
|
||
|
|
English
|
|
|
|
19
|
|
|
|
2.1
|
|
|
|
|
|
|
|
||
|
|
Approbation of software design technique in hardware field nowadays is an obvious trend. However, hardware cores with complex microarchitecture are not sufficiently supported by modern design tools. This happens because of remaining focus on structural design rather than designing abstract mechanisms of micro-operations scheduling inside the hardware and their explicit mapping on EDA components.
In the article, original formulation of gap between the needed and currently available hardware design methods and tools is proposed. This formulation is based on analogy between complex software environments and hardware microarchitectures, and postulates necessity to codify complex microarchitectural templates in the form of special programmable intermediate representations. These intermediate representations reflect key features of programmable software platforms: support of behavioral description of application functionality within custom computational model, custom API for interaction with system functions and services, behavioral specification of system functions/services implementation. The presented gap is envisioned to overcome by implementation of EDA framework based on ?micro-language? IP (MLIP) cores which is currently in development by the authors. MLIP core is a custom reusable component that implements software-directed synthesis of behavioral specifications of hardware and their translation to target hardware into either representation of other MLIP core or in standard hardware description languages according to specific microarchitectural template. New method of mapping of scheduling mechanisms on programmable templates is proposed. This method assists in implementation of custom abstract microarchitectural mechanisms in the form of new EDA software components based on the class library available in the experimental framework. Experimental designing of educational RISC-V processor core using the proposed microarchitecture description methodology shows dramatic decrease of design time for hardware blocks with complex microarchitecture. |
|
|
|
conference
|
|
|
|
||
|
|
||
|
|
19th International Multidisciplinary Scientific GeoConference SGEM 2019
|
|
|
|
19th International Multidisciplinary Scientific GeoConference SGEM 2019, 30 June - 6 July, 2019
|
|
|
|
Proceedings Paper
|
|
|
|
STEF92 Technology
|
|
|
|
International Multidisciplinary Scientific GeoConference-SGEM
|
|
|
|
Bulgarian Acad Sci; Acad Sci Czech Republ; Latvian Acad Sci; Polish Acad Sci; Russian Acad Sci; Serbian Acad Sci & Arts; Slovak Acad Sci; Natl Acad Sci Ukraine; Natl Acad Sci Armenia; Sci Council Japan; World Acad Sci; European Acad Sci, Arts & Letters; Ac
|
|
|
|
445-452
|
|
|
|
30 June - 6 July, 2019
|
|
|
|
website
|
|
|
|
cdrom
|
|
|
|
5380
|
|
|
|
hardware design; microarchitecture; FPGA; scheduling; MLIP core
|
|
Download PDF