Scholarly record

HARDWARE COMPUTATIONAL UNITS DESIGN WITH COMBINED DEBUG CAPABILITIES

Vasiliy Pinkevich, Roman Yanalov, Alexey Platunov

Abstract

The article deals with the problem of debug of hardware computational units intended for stream data processing on FPGA. Modern solutions are usually oriented to debug of a hardware unit implementation in a simulator with some model input data or to observing the implemented design in the prototype with real target system environment. However effective analysis and debug of implemented computational algorithms requires combined debug with test data exchange between hardware unit model in simulator and its implementation in system. The proposed approach to hardware units design is based on specific design requirements and design representations such as a high-level algorithm model of hardware units (MATLAB, Python, ?++ languages), their synthesizable descriptions in a register transfer level language пїЅ VHDL or Verilog and their in-system implementations. The reusable components for debug infrastructure realization in FPGA are proposed. The approach allows carrying out the verification of hardware unit implementation and controlling the adequacy of implemented algorithms with different test data sets. The approach is intended to use with the existing register transfer level design flows and CAD tools for FPGA target platform.

Publication Impact Profile

• Citations
• Scopus - Citation Indexes: 1

• Captures
• Mendeley - Readers: 1

PLUMX see details

DOI resolver: doi.org/10.5593/sgem2017/21/s07.011

Publication details

Back to publication list