Browse

The article deals with the problem of debug of hardware computational units intended for stream data processing on FPGA. Modern solutions are usually oriented to debug of a hardware unit implementation in a simulator with some model input data or to observing the implemented design in the prototype with real target system environment. However effective analysis and debug of implemented computational algorithms requires combined debug with test data exchange between hardware unit model in simulator and its implemen...